使用FPGA进行雷达实时数据处理课件.pptx
- 【下载声明】
1. 本站全部试题类文档,若标题没写含答案,则无答案;标题注明含答案的文档,主观题也可能无答案。请谨慎下单,一旦售出,不予退换。
2. 本站全部PPT文档均不含视频和音频,PPT中出现的音频或视频标识(或文字)仅表示流程,实际无音频或视频文件。请谨慎下单,一旦售出,不予退换。
3. 本页资料《使用FPGA进行雷达实时数据处理课件.pptx》由用户(三亚风情)主动上传,其收益全归该用户。163文库仅提供信息存储空间,仅对该用户上传内容的表现方式做保护处理,对上传内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知163文库(点击联系客服),我们立即给予删除!
4. 请根据预览情况,自愿下载本文。本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
5. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007及以上版本和PDF阅读器,压缩文件请下载最新的WinRAR软件解压。
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- 使用 FPGA 进行 雷达 实时 数据处理 课件
- 资源描述:
-
1、Dr. Sameh AbdelazimAssistant Professor , The School of Computer Sciences and Engineering, Fairleigh Dickinson UniversityD. Santoro, M. Arend, F. Moshary, S. AhmedOUTLINEIntroductionMotivationFPGA Programming MethodologyLogic Design ImplementationTesting and VerificationHardware DevelopmentFPGA Progr
2、amming for Coherent Doppler Lidar for Wind SensingSignal Processing AlgorithmsFFTI-Q Demodulation (Autocorrelation)ResultsFPGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. Abdelazim2INTRODUCTIONReal time analysis of Lidar systems requires processing of backscattered signals instant
3、aneously as they are acquired. Backscattered signals can be processed using software such as MATLAB once they are obtained by data acquisition devices.What happens if the processing rate is unable to keep up with the rate at which backscattered signals are received.FPGA Programming for Real Time Ana
4、lysis of Lidar Systems by: Dr. S. Abdelazim3qTo process backscattered signals in real time, signal processing algorithms will be programmed into the Field Programmable Gate Array (FPGA), so that backscattered signals are processed right after being acquired (Co-Processor).Signal processingData acqui
5、sition4FPGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. AbdelazimFPGA for Real Time AnalysisFPGA PROGRAMMING METHODOLOGYA signal processing algorithm is initially implemented as a logic design, which can be simulated and tested using MATLAB/Simulink software. The logic design is t
6、hen compiled using Xilinx system generator toolset to produce a hardware VLSI image, which can be downloaded into the FPGA.FPGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. Abdelazim5Accumulator circuitFPGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. Abdelazim6Ma
7、tlab/Simulink designFunction verification7FPGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. AbdelazimAccumulator circuitPower Spectrum Calculation FPGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. Abdelazim8Power spectrum of backscattered time domain signals can b
8、e estimated using digital circuits (FFT logic circuit block) and be implemented on the FPGA. The complex output of the FFT block is then multiplied by its complex conjugate to obtain the square modules of the power spectrum.Power Spectra AccumulationAccumulation digital circuit of the FFT output (po
9、wer spectrum) as implemented on the FPGA. In this design a FIFO block is used as a RAM and the whole design acts like a ring, where a power spectrum vector of 8k circles the ring until a new vector arrives, then the stored vector is read from the FIFO and added to the newly arrived vector. The resul
10、t is then stored into the FIFO until a new vector arrives, and so on. This accumulation process will be performed until the counter circuit (Accumulator block) counts to 10k X 8192 samples, which means arrival of 10k laser shots, then newly arrived power spectra are ignored and stored accumulated da
11、ta are streamed out to an output buffer before it is streamed to the host PC.FPGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. Abdelazim9Power Spectra AccumulationFPGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. Abdelazim10Low-Pass (FIR) filter Digital Circuit11F
12、PGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. AbdelazimThe frequency response shows that the out of band signals (above 50 MHz) will be suppressed by approximately 80 dB.Low-Pass (FIR) filter Digital Circuit A Xilinx FIR compiler 5.0 circuit block is being used to perform this t
13、ask. The FIR filter is designed using MATLAB/Simulink with frequency response shown in in the previous slide.12FPGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. AbdelazimFPGA Programming for Coherent Doppler Lidar for Wind SensingLidar systems employing fiber laser operate at low e
14、nergy per pulse. Therefore, pulse repetition frequency (PRF) is increased to obtain high signal to noise ratio (SNR).High PRF makes real time analysis using only a data acquisition card and software such as MATLAB nearly impossible, because the time between pulses is very small. Field Programmable G
15、ate Arrays (FPGAs) offer a solution for real time analysis. FPGA also helps to reduce the amount of data transferred from the data acquisition card to the system (usually a PC).FPGA Programming for Real Time Analysis of Lidar Systems by: Dr. S. Abdelazim13Coherent Doppler Lidar SystemA 20 KHz PFR an
16、d a 14-bit ADC with a sampling rate of 400 MHz (each pulse is 50 s and contains 20,000 samples) , data transfer rate from the data acquisition card to the host PC will be 800 Mbyte/sec. The high data transfer rate is difficult to be achieved and requires additional hardware and software. Moreover, t
17、he amount of data collected in 1 day will be more than 69 Tbyte, which makes data archiving for just a few days nearly impossible. Due to the fast PFR, signal processing on the host computer cannot be achieved in real time, and will cause data to be lost.14FPGA Programming for Real Time Analysis of
18、Lidar Systems by: Dr. S. AbdelazimFFT Pre-processing AlgorithmFPGA logic circuits run at 250 MHz clock, therefore, two samples are stacked together to form a 32-bit word in order to achieve a 400Msamples/sec flow rate.A 32-bit word has to be broken into its original two 16-bit samples to allow for d
19、ata analysis. This is accomplished by using a 32-bit to 16-bit converter circuit. Down converting data samples from 32-bit to 16-bit will lower the data flow rate, and as a result, will lead to samples over flow and eventually data loss. To overcome this problem, a frame size of only 8192 samples is
20、 acquired at every rising edge of an external trigger signal that is synchronized with the signal driving the laser pulses. As a result, only 8k samples can be acquired by the ADC at each pulse. This allows for data down-conversion without any data loss, however, it limits the range distance to appr
展开阅读全文